INTRODUCTION
In many mixed-signal systems, Analog-to-Digital Converters (ADC) are required for interfacing analog signals to digital circuits. The requirement is usually to integrate these ADC's with microcontrollers or digital signals processors (DSP) .The ADC's that integrated are required to operate in the same range of supply voltage. The important thing in designing an ADC is operating it such a low supply voltage , which comes from that the threshold voltages of MOSFET devices are relatively high for the given supply voltage ranges [1] . The ADC was designed for low-power, medium-quality applications. Fig.1 show that different types of ADC. Among the data converter architectures, the flash is a first generic option, it uses (2n-1) comparators. The high number of comparators makes the architecture too power hungry even for low resolutions. Also the pipeline architecture is not a suitable approach for ultra low-power. Each stage uses an active gain element whose power equals the one of many comparators. Therefore, it becomes competitive for high resolution. On the other hand sigma-delta and the time interleaved have similar limit because of their speed or multiple paths to increase resolution or throughput, they use active power hungry elements [2] .However , if the speed is low or medium the most suitable algorithm is the SAR that uses a successive approximation register (SAR) to control a DAC in a feedback loop with a single comparator. 
II. CONVERSION PRINCIPLE
The SAR-ADC consists of a sample-and-hold (S/H) circuit, a comparator, a digital-to-analog converter (DAC) and logic control unit. The ADC employs a binary-search algorithm that uses the digital logic circuitry to determine the value of each bit in a sequential or successive manner based on the outcome of the comparison between the outputs of the S/H circuit and DAC feedback from array capacitances [3] . 978-1-4244-5187-6/09/$26.00 ©2009 IEEE 272 
III. SAMPLE-AND-HOLD CIRCUITS
The conversion process of a successive approximation ADC begins at the S/H circuit. Fig.4 shows the S/H circuit . It is composed of a sampling switch transistor, M S , and a holding capacitor, C H . Besides these, two dummy switch transistors, Md1 and Md2, were added. The selection of this circuit was driven by simplicity and power consumption considerations. Some distortion if introduced by the input-dependent charge injection of M S . 
IV. COMPARATOR DESIGN
The comparator is designed as a simple regenerative resetable circuit as shown Fig7. followed by inverters for signal level recovery. This type of comparator uses positive feed back bi-stable element to compare two signals. The advantage of this circuit is that there is no steady state power consumption [5] . The only current will be the one required by the bias circuit. The design approach is based on slew rate and optimum propagation delay constraints. On the other hand transistor M2 and M3 is operating in saturation region and drain current of M2 and M3 can be given by equation (2).
Assuming that 2μA bias current to calculate the W/L ratio of the transistor M2 & M3. The current I D or bias current split in to I D1 and I D2 which flows through M4 and M5 respectively in differential pair transistor. This two current are depends on V in1 and V in2 . Which can be expressed as relation (3) .The (regenerative) decision making circuit is the heart of any clock comparator where two pair of transistors are used for making decision. The decision of comparator circuit is shown in schematic in Fig.7 . In the schematic, transistors M6 and M7 are switches operating in the linear region. On the other hand the two transistors M8 and M9 are the heart of circuit decision, both transistors are also operating in linear region the aspect ratio of this four transistor can be calculated by equation (4) . Considering VDD=1.8V and maximum current 2μA. 
Output waveform of Regenerative comparator
The simulation result of comparator is given in Fig.8 , where V in2 is used one ramp signal as an input for simulation and V in1 is as constant input . The result of simulation is show that, when V in1 > V in2 the V out2 is low with low clock and also when clock is high then V out2 is always high.
V. SUCCESSIVE APPROXIMATION REGISTERS
The architecture of SAR conversional ADC is shown in Fig.9 ,consisting of control logic unit , the SAR control includes shift register ,SR latch, bit catches and buffer [6] , the SAR works to control the DAC operation by performing the binary feedback through the successive approximation register .The SR latch detects the differential output of the comparator and holds the comparator results , bit catches perform to save result of each cycle. Clock pulse generates from shift register to control bit catches by turn on/off. However, the SR latch is composed of two NAND gates and bit catches composed of DFFs , both of them are sequential circuits , whose states depend on applied previously input variable as well as current inputs. 
VI. DESIGN DAC
Successive approximate based on a charge redistribution principle. Binary weighted capacitors are used for the DAC [7] . The switching point of the comparator is independent of the value of the input signal. The binary weighted capacitor DAC or charge scaling DAC architecture is as shown in Fig.11 .In this architecture, a parallel array of the binary weighted capacitors is connected [9] . The voltage output, V out can be expressed as: N is the total number of bits of the digital word, and b n is the coefficient and is either 0 or 1. Equation (7) gives the value of V out for any digital word. Fig.15 and Fig.16 show the DNL and INL plots, respectively, an INL specification of 0.45 LSB was obtained, it can be said that the response of this ADC is monotonic and, hence, no missing codes resulted. The major contribution of DNL and INL errors can be attributed to the S/H circuit's input-dependent charge injection and the limited number of samples per code taken. The complete ADC is designed in TSMC 0.18um mixed-signal CMOS process. Fig.15 &10 show results of the differential nonlinearity (DNL) and the integral nonlinearity (INL),respectively, that is less than 0.45LSB and 0.45LSB at 1.8V supply voltage and 8-bit resolution. 
A. Static characteristics

VIII. CONCLUSION
A successive approximation converter suitable for operation at low supply voltage is designed in a standard 0.18um CMOS technology. The Results indicate that the circuit achieves 8-bit monotonic conversion at medium speed , resolution and differential nonlinearity less than 0.45LSB. Test results indicate that the circuit is well suited for operation for 1.8V .This device is suitable for standard CMOS technology VLSI implementation. These results are validated using Mentor Graphic mixed signal Analog Design Environment IC.
